

# HMD60N280E7

## N-Channel eMOS E7 Power MOSFET

600 V, 12.5 A, 280 mΩ

### Description

The 600V eMOS E7 is an advanced Power Master Semiconductor's Super Junction MOSFET family by utilizing charge balance technology for excellent low on-resistance and gate charge.

This technology combines the benefits of a fast switching performance with ease of usage and robustness.

Consequently, the eMOS E7 family is suitable for application requiring high power density and superior efficiency.


### Features

$BV_{DSS}$ @ $T_{J,max}$	$I_D$	$R_{DS(on),max}$	$Q_{g,typ}$
650 V	12.5 A	280 mΩ	19.6 nC

- Reduced Switching & Conduction Losses
- Lower Gate Resistance
- 100% Avalanche Tested
- Pb-free, Halogen Free, and RoHS Compliant

### Applications

- PFC, Hard & Soft Switching Topologies
- Industrial & Consumer Power Supplies



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter		Value	Unit
$V_{DSS}$	Drain to Source Voltage		600	V
$V_{GSS}$	Gate to Source Voltage		$\pm 30$	V
$I_D$	Drain Current	Continuous ( $T_C = 25^\circ\text{C}$ )	12.5	A
		Continuous ( $T_C = 100^\circ\text{C}$ )	8.0	
$I_{DM}$	Drain Current	Pulsed (Note1)	37.5	A
$E_{AS}$	Single Pulsed Avalanche Energy (Note2)		54	mJ
$I_{AS}$	Avalanche Current (Note2)		3.0	A
$E_{AR}$	Repetitive Avalanche Energy (Note1)		1.11	mJ
$dv/dt$	MOSFET $dv/dt$		100	V/ns
	Peak Diode Recovery $dv/dt$ (Note3)		20	
$P_D$	Power Dissipation	( $T_C = 25^\circ\text{C}$ )	111	W
		Derate Above $25^\circ\text{C}$	0.88	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to 150	$^\circ\text{C}$
$T_L$	Maximum Lead Temperature for Soldering, 1/8" from Case for 10 Seconds		260	$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	1.13	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max. *minimal footprint	62.5	

**Package Marking and Ordering Information**

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
HMD60N280E7	HMD60N280E7	D-Pak	Tape & Reel	330 mm	16 mm	2500 units

**Electrical Characteristics** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
--------	-----------	-----------------	-----	-----	-----	------

**Off Characteristics**

$\text{BV}_{\text{DSS}}$	Drain to Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
		$V_{\text{GS}} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 150^\circ\text{C}$	650			
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 600 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			1	$\mu\text{A}$
		$V_{\text{DS}} = 480 \text{ V}, V_{\text{GS}} = 0 \text{ V}, T_J = 125^\circ\text{C}$		2		
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}} = \pm 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			$\pm 100$	nA

**On Characteristics**

$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}} = V_{\text{DS}}, I_D = 1.1 \text{ mA}$	2.5		4.5	V
$R_{\text{DS(on)}}$	Static Drain to Source On Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 5.3 \text{ A}$		238	280	$\text{m}\Omega$

**Dynamic Characteristics**

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 400 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 250 \text{ kHz}$		780		pF
$C_{\text{oss}}$	Output Capacitance		23			pF
$C_{\text{o(tr)}}$	Time Related Output Capacitance	$V_{\text{DS}} = 0 \text{ V to } 400 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		300		pF
$C_{\text{o(er)}}$	Energy Related Output Capacitance			37		pF
$Q_{\text{g(tot)}}$	Total Gate Charge at 10 V	$V_{\text{DS}} = 400 \text{ V}, I_D = 5.3 \text{ A}, V_{\text{GS}} = 10 \text{ V}$		19.6		nC
$Q_{\text{gs}}$	Gate to Source Charge			3.7		nC
$Q_{\text{gd}}$	Gate to Drain "Miller" Charge			9.7		nC
$R_G$	Gate Resistance	$f = 1 \text{ MHz}$		1.1		$\Omega$

**Switching Characteristics**

$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DS}} = 400 \text{ V}, I_D = 5.3 \text{ A}, V_{\text{GS}} = 10 \text{ V}, R_G = 10 \Omega$ See Figure 13		7.6		ns
$t_r$	Turn-On Rise Time			6.7		ns
$t_{\text{d(off)}}$	Turn-Off Delay Time			38.2		ns
$t_f$	Turn-Off Fall Time			8.4		ns

**Source-Drain Diode Characteristics**

$I_S$	Maximum Continuous Diode Forward Current			12.5	A	
$I_{\text{SM}}$	Maximum Pulsed Diode Forward Current			37.5	A	
$V_{\text{SD}}$	Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_{\text{SD}} = 5.3 \text{ A}$		1.2	V	
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{DD}} = 400 \text{ V}, I_{\text{SD}} = 5.3 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$		234		ns
$Q_{\text{rr}}$	Reverse Recovery Charge			2.2		$\mu\text{C}$

※Notes:

1. Repetitive rating: pulse-width limited by maximum junction temperature.
2.  $I_{\text{AS}} = 3 \text{ A}, R_G = 25 \Omega$ , starting  $T_J = 25^\circ\text{C}$ .
3.  $I_{\text{SD}} \leq 5.3 \text{ A}, di/dt \leq 100 \text{ A}/\mu\text{s}, V_{\text{DD}} \leq 400 \text{ V}$ , starting  $T_J = 25^\circ\text{C}$ .

## Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Characteristics vs. Drain Current and Gate Voltage




Figure 4. Diode Forward Voltage Characteristics vs. Source-Drain Current and Temperature




Figure 5. Capacitance Characteristics






Figure 6. Gate Charge Characteristics




### Typical Performance Characteristics


**Figure 7. Breakdown Voltage Characteristics vs. Temperature**




**Figure 8. On-Resistance Characteristics vs. Temperature**




**Figure 9. Maximum Safe Operating Area**




**Figure 10. Maximum Drain Current vs. Case Temperature**



**Figure 11.  $E_{oss}$  vs. Drain to Source Voltage**




**Figure 12. Transient Thermal Response Curve**




### Test Circuits


**Figure 13. Inductive Load Switching Test Circuit and Waveforms**



**Figure 14. Unclamped Inductive Switching Test Circuit and Waveforms**





**Figure 15. Peak Diode Recovery  $dv/dt$  Test Circuit and Waveforms**



## Package Outlines

## D-Pak



SYMBOL	MIN	NOM	MAX
A	2.20	2.30	2.40
A1 (▼)	0.00	-	0.127
b	0.66	0.76	0.86
b2	-	-	0.96
b3	5.04	5.34	5.64
c2	0.40	0.50	0.60
D	5.90	6.10	6.30
D1	(4.75)		
E	6.40	6.60	6.80
E1	(5.04)		
e	2.30 BSC		
H	9.20	9.50	9.80
L	1.27	1.47	1.67
L1	2.50	2.70	2.90
L2	0.508 BSC		
L3	0.50	0.70	0.90
L4	0.60	0.80	1.00
θ	0°	-	10°
θ1	(5°)		

\* Dimensions in millimeters